FLEXIBLE PCI EXPESS BANDWIDTH EXTENSION ON EMBEDDED DISCRETE GPU by INC, HP
Technical Disclosure Commons 
Defensive Publications Series 
June 2020 
FLEXIBLE PCI EXPESS BANDWIDTH EXTENSION ON EMBEDDED 
DISCRETE GPU 
HP INC 
Follow this and additional works at: https://www.tdcommons.org/dpubs_series 
Recommended Citation 
INC, HP, "FLEXIBLE PCI EXPESS BANDWIDTH EXTENSION ON EMBEDDED DISCRETE GPU", Technical 
Disclosure Commons, (June 24, 2020) 
https://www.tdcommons.org/dpubs_series/3359 
This work is licensed under a Creative Commons Attribution 4.0 License. 
This Article is brought to you for free and open access by Technical Disclosure Commons. It has been accepted for 
inclusion in Defensive Publications Series by an authorized administrator of Technical Disclosure Commons. 
Flexible PCI Express Bandwidth extension on embedded Discrete GPU 
 
Abstract: 
 
 On Intel platform that is supporting Switchable/Hybrid Graphics feature, a discrete 
GPU can be connected to either PCIe Graphics interface (PEG) inside CPU or PCIe 
controller inside PCH. The maximum link width is up to 16 lanes (x16) on PEG. But 
the maximum link width is up to 4 lanes (x4) per one PCIe controller on PCH. 
 
 For both AMD and Nvidia graphics cards, the PCIe link width can support x8 or x16 
lanes. However, if a discrete graphics card is designed behind PCH PCIe controller, 
the PCIe link width is limited to x4 lanes on system.  
 
 SBIOS provides setup options to enable/disable certain PCIe devices, such as Intel 
Thunderbolt devices, WLAN, WWAN and USB3 ports. Once these PCIe devices are 
disabled, these free PCIe lanes can be used by discrete GPU ideally. 
 
 With De-Mux PCIe switching solution, SBIOS can use GPIO to control output PCIe 
lanes to either Discrete GPU or other PCIe devices. So PCIe lanes can be fully 
utilized on discrete GPU when certain PCIe devices are disabled. 
 
 
 
Design Construction: 
 HW: De-Mux IC are required to route the output PCIe lanes to either Discrete GPU 
or other PCIe devices. 
 SW: No SW need 
 BIOS: If BIOS setup options are configured to disable certain PCIe devices, BIOS 
start to control GPIO state to select the output PCIe lanes source between discrete 
GPU and other PCIe devices. 
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< Solution> 
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<Flow Chart> 
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 Business Strategy/Advantages 
1. The PCIe link width of discrete GPU that is behind Intel PCH will not limit to x4 lanes 
only.  
2. If certain PCIe devices are disabled via BIOS setup options, BIOS can control De-
Mux IC to rout these free PCIe lanes to Discrete GPU. So discrete GPU link width 
can up to x8 lanes.  
3. With De-Mux PCIe switching solution, system can route unused /free PCIe lanes to 
other in use PCIe devices to increase the link bandwidth. 
4. Limit Discrete GPU to x2 link width as default. System can route unused/free 2 PCIe 
lanes to support additional PCIe devices that uses x1 lane link width. But discrete 
GPU can still support x4 link width via De-Mux PCIe switching. 
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